

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG/Memory	3 ~ 5
CPU-Power/GND	6.7
DDR4 U-DIMM	8 ~ 11
PCH-LPC/SPI/SMBUS/MISC	12
PCH-Clock/Audio/DISPLAY	13
PCH-DMI/PCIE/USB/SATA	14
PCH-GPIO/RSVD	15
PCH POWER/GND/Strap	16 ~ 18
PCIE-SLOT(X16 & X1)	19~20
SATA	21
M.2_1/M.2_WIFI	22~23
VBAT/SIO5687	24~26
FAN (CPU/Pump/Syatem)/NCT3933	27~28
AUDIO ALC892	29~30
LAN i219	31
HDMI/DVI/VGA	32~34
USB POWER	35
USB2.0/3.0	36~41
ACPI	43
BIOS ROM	44
CPUPower-VCORE/VGT/SA/IO/VCCST	45~51
DDR/PCH POWER	52~54
PWR-Sequence	55
ATX Connector/F_Panel	56
MCU/JRGB/JRAINBOW/EZ Debug LED	57~59
Manual Parts	60
SMBUS/GPIO/Power MAP/Power Sequence	61~64
History	65

# MS-7C89

ATX  
Ver: 1.1

## CML Platform

### CPU:

*Comet lake S 65W*

### Onboard Chip:

*HD Audio Codec : ALC892*

*LAN : INTEL I219*

*SIO : NTC5887*

*Flash ROM: SPI 128 MB X1*

### Main Memory:

*DDRIV (2666MHz) \* 2*

### PWM:

*IMVP8 -RT3607BC*

### ACPI:

*LDO*

### Expansion Slots:

*PCI Express (X16) Slot \* 1*

*PCI Express (X1) Slot \* 1*

*M.2 Slot \* 1*

*Intel WIFI \* 1*

### System Chipset:

*H410 PCH\_V*

### VGA Output:

*HDMI Port*

*DVI Port*

*VGA Port*

### Other:

*SATA3.0 \*4*

*PS2 \* 1*

*REAL USB3.1 \*2*

*REAL USB2.0 LAN\_USB*

*FRONT USB3.1 \*2*

*FRONT USB2.0 \*4*



MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description Cover Sheet	Rev 1.1
Date: Thursday, April 16, 2020	Sheet 1 of 65	

[illegible]

**MICRO-STAR INT'L CO.,LTD**

MS-7C89

Size Custom	Document Description <b>Block Diagram</b>	Rev 1.1
Date: Thursday, April 16, 2020		Sheet 2 of 65








Figure 355. Connector Less Routing Topology




## CFG Strap

CFG Table			
	HIGH	LOW	DESCRIPTION
0	No stall	Stall	PCU PLL lock
1			RSVD
2	NORM	REVERSE	PEG_LANE_REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5			PCIe Bifurcation
6			PCIe Bifurcation
7	Follow RESET#	Wait for BIOS	PEG_TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14			RSVD
15			RSVD
16			RSVD
17			RSVD
18			RSVD
19			RSVD

CFG5 CFG6				
ENABLE#	X8	X4	SLOT	SLOT
0	0	0	X8	X4
1	0	1	X8	X0
1	0	RSVD	RSVD	RSVD
1	1	1	X16	X0







Vinafix.com




MS-7C89

Size Custom	Document Description <b>CPU-Memory</b>	Rev 1.1
Date: Thursday, April 16, 2020		Sheet 4 of 65



SOCKET1200-HF\_1





HDMI


DVI

DP to VGA














**MICRO-STAR INT'L CO.,LTD**

MS-7C89




Size Custom	Document Description <b>DDR4 SLOT-DIMM1</b>	Rev 1.1
Date: Thursday, April 16, 2020		Sheet 8 of 65









Vinafix.com




MICRO-STAR INT'L CO.,LTD

MS-7C89

Size	Document Description	Rev
Custom	DDR4-POWER/GND-2	1.1
Date: Thursday, April 16, 2020		
Sheet 11 of 65		





PCH\_CLK



Vinafix.com

PCH\_AUDIO



DDI interfaace Disable  
no connect

Port B HDMI

Port C DVI,HDMI2.0 OR Others


Port D DisplayPort to VGA



MICRO-STAR INT'L CO.,LTD


MS-7C89

Size	Document Description	Rev
Custom	PCH-Clock/Audio	1.1
Date: Thursday, April 16, 2020	Sheet 13 of 65	









VSS



## TOP Swap

GPP\_B14

2020/02/26 Follow 7C82 remove

0 : DISABLE (Default)  
1 : ENABLE

Internal Pull-down is disabled after PCH\_PWROK is high.

## No Reboot


GPP\_B18

2020/02/26 Follow 7C82 remove

0 : DISABLE (Default)  
1 : ENABLE

Internal Pull-down is disabled after PCH\_PWROK is high.

## TLS confidentiality



0 : DISABLE  
1 : ENABLE (Default)

Internal Pull-down is disabled after RSMRST# de-assert.

## Boot BIOS


GPP\_B22

2020/02/26 Follow 7C82 remove

0 : SPI (Default)  
1 : LPC

Internal Pull-down is disabled after PCH\_PWROK is high.


## LPC eSPI Mode



0 : LPC (Default)  
1 : eSPI

Internal Pull-down is disabled after RSMRST# de-assert.


## DCI Enable



0 : DISABLE Intel DCI-OOB(Default)  
1 : ENABLE Intel DCI-OOB

Internal Pull-down is disabled after RSMRST# de-assert.

## Flash Descriptor Security Override




0 : ENABLE  
1 : DISABLE

0 : Enable security measures defined in the Flash Descriptor. (Default)  
1 : DISABLE:Flash Descritior Decurity(Override).

Internal Pull-down is disabled after PCH\_PWROK is high.

## ESPI FLASH SHARING MODE




0306: Add Pull-down For Weak Internal Pull-down.

0 : MASTER ATTACHED FLASH SHARING  
1 : SLAVE ATTACHED FLASH SHARING


Internal Pull-down is disabled after RSMRST# de-assert.

## Reserved




Internal Pull-up

## Reserved




Internal Pull-up

## Reserved



Internal Pull-up

## Reserved



Internal Pull-up



MICRO-STAR INT'L CO.,LTD


MS-7C89

Size Custom	Document Description PCH-Strap	Rev 1.1
Date: Thursday, April 16, 2020	Sheet 18 of 65	

# PCI\_Express X16 Slot

12V - 5.5A  
VCC3 - 3A  
3VSB- 375mA

## SMBus ESD



[12,19,20,57] SMBCLK\_VSB\_R  
[12,19,20,57] SMBDATA\_VSB\_R

[12,20,22,23,55] PCH\_WAKE#

[13] CLKREQ#

[5] EXP\_A\_TXP\_0 C274 0.22u16X4 EXP\_A\_TXP\_0\_C

[5] EXP\_A\_TXN\_0 C273 0.22u16X4 EXP\_A\_TXN\_0\_C

[5] EXP\_A\_TXP\_1 C276 0.22u16X4 EXP\_A\_TXP\_1\_C

[5] EXP\_A\_TXN\_1 C275 0.22u16X4 EXP\_A\_TXN\_1\_C

[5] EXP\_A\_TXP\_2 C277 0.22u16X4 EXP\_A\_TXP\_2\_C

[5] EXP\_A\_TXN\_2 C278 0.22u16X4 EXP\_A\_TXN\_2\_C

[5] EXP\_A\_TXP\_3 C279 0.22u16X4 EXP\_A\_TXP\_3\_C

[5] EXP\_A\_TXN\_3 C280 0.22u16X4 EXP\_A\_TXN\_3\_C

[5] EXP\_A\_TXP\_4 C281 0.22u16X4 EXP\_A\_TXP\_4\_C

[5] EXP\_A\_TXN\_4 C282 0.22u16X4 EXP\_A\_TXN\_4\_C

[5] EXP\_A\_TXP\_5 C283 0.22u16X4 EXP\_A\_TXP\_5\_C

[5] EXP\_A\_TXN\_5 C284 0.22u16X4 EXP\_A\_TXN\_5\_C

[5] EXP\_A\_TXP\_6 C285 0.22u16X4 EXP\_A\_TXP\_6\_C

[5] EXP\_A\_TXN\_6 C286 0.22u16X4 EXP\_A\_TXN\_6\_C

[5] EXP\_A\_TXP\_7 C287 0.22u16X4 EXP\_A\_TXP\_7\_C

[5] EXP\_A\_TXN\_7 C288 0.22u16X4 EXP\_A\_TXN\_7\_C

[5] EXP\_A\_TXP\_8 C289 0.22u16X4 EXP\_A\_TXP\_8\_C

[5] EXP\_A\_TXN\_8 C290 0.22u16X4 EXP\_A\_TXN\_8\_C

[5] EXP\_A\_TXP\_9 C291 0.22u16X4 EXP\_A\_TXP\_9\_C

[5] EXP\_A\_TXN\_9 C292 0.22u16X4 EXP\_A\_TXN\_9\_C

[5] EXP\_A\_TXP\_10 C293 0.22u16X4 EXP\_A\_TXP\_10\_C

[5] EXP\_A\_TXN\_10 C294 0.22u16X4 EXP\_A\_TXN\_10\_C

[5] EXP\_A\_TXP\_11 C295 0.22u16X4 EXP\_A\_TXP\_11\_C

[5] EXP\_A\_TXN\_11 C296 0.22u16X4 EXP\_A\_TXN\_11\_C

[5] EXP\_A\_TXP\_12 C297 0.22u16X4 EXP\_A\_TXP\_12\_C

[5] EXP\_A\_TXN\_12 C298 0.22u16X4 EXP\_A\_TXN\_12\_C

[5] EXP\_A\_TXP\_13 C301 0.22u16X4 EXP\_A\_TXP\_13\_C

[5] EXP\_A\_TXN\_13 C302 0.22u16X4 EXP\_A\_TXN\_13\_C

[5] EXP\_A\_TXP\_14 C303 0.22u16X4 EXP\_A\_TXP\_14\_C

[5] EXP\_A\_TXN\_14 C304 0.22u16X4 EXP\_A\_TXN\_14\_C

[5] EXP\_A\_TXP\_15 C299 0.22u16X4 EXP\_A\_TXP\_15\_C

[5] EXP\_A\_TXN\_15 C300 0.22u16X4 EXP\_A\_TXN\_15\_C



SMBCLK\_VSB\_R [12,19,20,57]

D11 X\_ESD-AOZ8231ADI

SMBDATA\_VSB\_R [12,19,20,57]

D12 X\_ESD-AOZ8231ADI

3VSB



Remove 3VSB 10uF because dip cap near slot

VCC3




EC12 560u6.3V

+12V



EC9 270u16V




MICRO-STAR INT'L CO.,LTD





MS-7C89

Size	Document Description	Rev
Custom	PCIE SLOT (X16)	1.1
Date: Thursday, April 16, 2020	Sheet 19 of 65	

PCIE X1





SATA Connector




Vinafix.com

## M2\_1






### BIOS\_MODE

BIOS_DIS_SW1	BIOS_SEL_PCIESATA1	Mode	SATA_PCIE_DET0
0	1	M2-SATA	1
0	0	M2-PCIE	0
GPI (1)	GPI (0)	AUTO	





**M2\_2**




**MICRO-STAR INT'L CO.,LTD**




MS-7C89

Size Custom	Document Description <b>WIFI+BT</b>	Rev 1.
Date: Thursday, April 16, 2020		Sheet 23 of 65

# VBAT





Change to N41-1020151-H06 for Clear CMOS






SIO HM Voltage Over 2V will Not Detect




# TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE




# TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE














VOLTAGE CONSOLE



Vinafix.com



ALC892

Follow PCH power well






MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size	Document Description	Rev
Custom	AUDIO-ALC1200-1	1.1
Date: Thursday, April 16, 2020		
Sheet 29 of 65		






**ESD protect**  
D0G-2710510-I05  
AVL:D0G-2950500-S10


## De-POP circuit




## INTEL LAN - I219



support WOL from Deep Sx:  
Power source from 3VA (DSW power) & make sure MAX current is enough to support i218/i219.



### LAN Connector




ESD Protect

UL1 & UL2 close to connector



For EMI








**MICRO-STAR INT'L CO.,LTD**

MS-7C89


Size Custom	Document Description <b>INTEL I219</b>	Rev 1.1
Date: Thursday, April 16, 2020		Sheet 31 of 65

# HDMI 1.4b


HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




Vinafix.com



## Hot Plug








## For EMI




MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size	Document Description	Rev	
Custom	HDMI Connector	1.1	
Date:	Thursday, April 16, 2020	Sheet	32 of 65

# DVI




**Note:** If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining




USB Port Power

Total:7.1A

Total:4.3A








Total:2.8A



Front USB2.0

USB2.0 Port9.10






2A



Vinafix.com












## Front USB3.1 Gen1



# Rear USB3.0

USB3.0 Port1.2  
USB2.0 Port1.2

## 1.8A



MICRO-STAR INT'L CO.,LTD




MS-7C89

Size Custom	Document Description XXX	Rev 1.1
Date: Thursday, April 16, 2020	Sheet 38 of 65	


Rear LAN USB2.0

1A

JUSB1 HUB 1 . 2







## PS2 Connector



## PS2 USB Connector


JUSB2 HUB 3.4




# Rear USB2.0 HUB

Note: Please connect to USB Power Source.

Pin23  
Gang input:1  
Individual input:0




Vinafix.com




MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description <b>XXX</b>	Rev 1.1
Date: Thursday, April 16, 2020		Sheet 42 of 65


## 5VDIMM FOR DDR




## 3VDSW




## SIO\_3VA




## 5VDUAL




## 3VSB




[12]	PCH_SPI_CS0#	PCH_SPI_CS0#			
[12]	PCH_SPI_CLK	PCH_SPI_CLK	R360	0R/4	PCH_SPI_CLK_R
[12:18]	PCH_SPI_MISO	PCH_SPI_MISO	R363	0R/4	PCH_SPI_MISO_R
[12:18]	PCH_SPI_MOSI	PCH_SPI_MOSI	R358	0R/4	PCH_SPI_MOSI_R
[12:18]	PCH_SPI_IO2	PCH_SPI_IO2	R365	0R/4	PCH_SPI_IO2_R
[12:18]	PCH_SPI_IO3	PCH_SPI_IO3	R361	0R/4	PCH_SPI_IO3_R





	<b>MICRO-STAR INT'L CO.,LTD</b>		
	<b>MS-7C89</b>		
	Size Custom	Document Description <b>BIOS ROM</b>	Rev 1.1
	Date: Thursday, April 16, 2020		Sheet 44 of 65





VCORE Iccmax 140A,TDC 132A, OCP182A.  
VGT Iccmax 30A,TDC 28A, OCP39A.





Vinafix.com







# SA Power:1.05V,11.1A


Current limit: 13A~18A, TYP=15A

D


C

B






A



$$\begin{aligned} I_{rms1} &= I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))} \\ &= 11.1 * 0.2825 \\ &= 3.136A \end{aligned}$$



1.05V  
I<sub>CC</sub>:11.1A



SLP\_S3# assertion to VCC, VCCGT, VCCIO and VCCSA rails completely off.

SLP\_S3# assertion to VR disabled  
max:1us




MICRO-STAR INT'L CO.,LTD

MS-7C89

Size Custom	Document Description CPU PWR-VCCSA	Rev 1.1
Date: Thursday, April 16, 2020	Sheet 49 of 65	

# VCCIO Power 0.95, 6.4A






0.95V Icc:6.4A



$$I_{rms1} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$



$$= 6.4 * 0.27$$

$$= 1.728A$$




**VCCST\_PLL** 1.0V; 0.45A  
**VCCSTG** 1.0V; 0.2A

$$\begin{aligned}\text{Power Loss1} &= (I \cdot I) \cdot R_{ds(on)} \\ &= (0.45 \cdot 0.45) \cdot 0.022 \\ &= 0.02025 \cdot 0.022 \\ &= 4.455 \text{mW} \\ \text{Power Loss2} &= (I \cdot I) \cdot R_{ds(on)} \\ &= (0.2 \cdot 0.2) \cdot 0.022 \\ &= 0.04 \cdot 0.022 \\ &= 0.88 \text{mW}\end{aligned}$$



for S0ix



## DDR4 Power:1.2V,12.15A

3.7A For CPU

7.85A For 2DIMM

0.375A For DDR VTT

OCP = 12.5~16.6A; Choke Isat=32A




$$R_{limit} = L_{limit} * R_{ds} * 10 / 5uA$$
$$= 15.8 * 3.9 * 10 / 5 = 123.24K$$

$$0.4V \leq R_{limit} * 5uA \leq 3V$$
$$123.24 * 0.005 = 0.6162$$

D03-4503NOC-ST8

Current limit=  $124K * 5uA / 10 / 5.1mohm = 12.16A$


Current limit=  $124K * 5uA / 10 / 3.9mohm = 15.9A$





VPP2.5V Power:2.5V,3A  
IC OCP:4.6

$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$
$$= 3 * 0.5$$
$$= 1.5A$$



PCH\_1VSB Power:1V,9.208+0.65=9.858A

OCP = 11.66~15.55A



Iocp =Rocset\* Iocset /Rdson(low)  
=5.6K\*10uA/3.9m  
=14.36A

Iocp =Rocset\* Iocset /Rdson(max)  
=5.6K\*10uA/5.1m  
=10.98A

Rdson(Low Side) 5V  
D03-4503N0C-ST8:3.9 ~5.1 mohm

Note: Rocset (min)=5K


EN_MODE Pin Voltage	IC Operate Mode
<0.4V	shut down
2.1~2.7V	DEM
4.3~5V	FCCM




$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$
$$= 11 * 0.4$$
$$= 4.4A$$

$$V_{out} = V_{ref} * (1 + R_{821}/R_{822})$$
$$= 0.8 * (1 + 1K/3.92K)$$
$$= 0.8 * 1.2551$$
$$= 1.004V$$

$$I_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out\_max})) * (V_{out}/V_{in})$$
$$= 0.8335uH (K = 30\%)$$




PWR-VRM-Sequence






for 5VDIMM and 5VDUAL


for S0ix




for wake





## ATX POWER CONNECTOR



## FRONT PANNEL



**Front Panel  
LED**




**MICRO-STAR INT'L CO.,LTD**

MS-7C89





Size Custom	Document Description <b>ATX Connector/F_Panel</b>	Rev 1.1
Date: Thursday, April 16, 2020		Sheet 56 of 65

LED  
MCU

If you use ADC function, need to separate VREF from AVDD and 4\_09VREF stuff for VREF.



Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1
Board Side LED	COM 1~8	No Use
Board Side LED	COM 9~16	No Use




**IF no JPWRLED1 & JPIPE\_LED spec**

MCU can powered by 5VDUAL directly.  
LED\_VCC5 replace with 5VDUAL.


**JT1 for FW update**



## JRGB1




## JRAINBOW1 LED



Vinafix.com


MICRO-STAR INT'L CO.,LTD			
MS-7C89			
Size	Document Description		Rev
Custom	JRGB and JRAINBOW1 LED		1.1
Date: Thursday, April 16, 2020		Sheet 58 of 65	

EZ Debug LED






7C89-1.1  
PK0-07C8911-G37  
PK0-07C8911-E48




## Heat Sink




## Simulation




## Optical Fiducial Marks-120



## Mounting Holes







MICRO-STAR INT'L CO.,LTD		
MS-7C89		
Size Custom	Document Description SMBUS Block Diagram	Rev 1.1
Date: Thursday, April 16, 2020		
Sheet 61 of 65		

ALL GPIO SUPPORT SCI


GPP_XX	DEFAULT	NMI/SMI
GPP_B14	GPO	Y
GPP_B20	GPI	Y
GPP_B23	GPO	Y
GPP_C22~23	GPI	Y
GPP_D0~4	GPI	Y
GPP_E0~8	GPI	Y
GPP_I0~3	GPI	Y

1.8V or 3.3V


GPP_A0~A23
GPP_B0~B23
GPP_C0~C23
GPP_D0~D23
GPP_E0~E12
GPP_F0~F23
GPP_G0~G23
GPP_H0~H23

3.3V

GPP_I0~I10
GPD0~11



# Power Delivery



[illegible][illegible]

SLP\_SUS# (by PCH to SIO) >100ns

SIO\_SLPSUS (by SIO to PCH) 5.464us

3VSB (PCH\_1VSB) (tPCH11 min=100ns)

RSMRST# (by SIO to PCH) >1us, 3VSB drop 5% (tPCH12 min=1us)

ATX\_5VSB  
3VDSW  
PCH\_DPWROK (by SIO to PCH)

>+us  
(tPCH14 min=+us)

PDG havn't it

History

2020.03.20  
1.unstuff U30 for M PRO 料來不及到

2020.03.23  
1.Y1 Change D04-3902700-F07  
2.Stuff U30 M PRO

2020.04.01  
1.stuff C242.C237  
2.add SCREW6

2020.04.07  
1.unstuff VC31.VC11 因VCORE 會誤觸QR  
2.VR38 1.74K>>665R for VCORE DC IMON  
3.VR80.VR81.VR82.VR83 2.1K>>2.61K for VCORE AC IMON  
4.VR29 2.8K>>2K for VGT DC IMON  
5.VR3 2.1K>>2.74K for VGT AC IMONA  
6. VR47 124K>>52.3K  
VR48 12.4K>>160R  
VR45 8.45K>>3.32K  
VR46 184R>>0R for Pin setting

2020.04.14  
1.VR60=5.76K.VR61=12.4K.VR73=15.4K .VR72=18.2K for alert=106度